- Main
- Engineering
- Verilog Coding for Logic Synthesis
Verilog Coding for Logic Synthesis
Weng Fook LeeHow much do you like this book?
What’s the quality of the file?
Download the book for quality assessment
What’s the quality of the downloaded files?
Appropriate for both students and practicing engineers, this book outlines the syntax of the Verilog hardware description language for designing application-specific integrated circuit (ASIC) chips, and describes the common practices and coding style used when coding for synthesis. The second half of the book applies Verilog coding to the design of a programmable timer and a programmable logic block for peripheral interface. Topics include comments, Verilog data types, primitives, clock generation, Verilog operators, and the state machine.
Categories:
Year:
2003
Publisher:
Wiley-Interscience
Language:
english
Pages:
334
ISBN 10:
0471429767
ISBN 13:
9780471429760
File:
PDF, 1.28 MB
Your tags:
IPFS:
CID , CID Blake2b
english, 2003
The file will be sent to your email address. It may take up to 1-5 minutes before you receive it.
The file will be sent to you via the Telegram messenger. It may take up to 1-5 minutes before you receive it.
Note: Make sure you have linked your account to Z-Library Telegram bot.
The file will be sent to your Kindle account. It may take up to 1–5 minutes before you receive it.
Please note: you need to verify every book you want to send to your Kindle. Check your mailbox for the verification email from Amazon Kindle.
Conversion to is in progress
Conversion to is failed
Premium benefits
- Send to eReaders
- Increased download limit
- File converter
- More search results
- More benefits